GlobalFoundries


Key Contributors

Ted Letavic Ken Giewont Karen Nummy Michal Rakowski Massimo Sorbara Yusheng Bian Ryan Sporer Brittany Hedrick Anthony Yu Jignesh Patel Bradley Orner Andy Stricker John Pellerin Daniel Berger Fab8 TD Fab9 TD Fab10 TD Packaging Development Team Design Enablement Team

Silicon Photonics: A Foundry & Ecosystem view


Vikas Gupta Senior Director, Product Management

January 12th, 2024



GF Fotonix[™]


The "Ecosystem"




GF Fotonix[™]

The "Ecosystem"

GF FotonixTM: Monolithic Silicon Photonics




- Monolithic integration of Photonic Devices with a 45nm class RFCMOS
- **300mm** process leveraging immersion lithography
- Advanced immersion lithography SOI WGs and photonic OPC
- Features:
 - Comprehensive photonic passive device library
 - High performance photonic active devices
 - High efficiency sealed undercut (airgap) thermal heaters
 - Micro-ring modulators and dWDM ring filters
 - Freeform design enabled: accepts custom curve-linear GDS
- Packaging: V-groove fiber attach, laser cavity, Cu pillar & TSV
- Test: Wafer level state-of-art optical / electrical test capability




https://www.darpa.mil/attachments/T-MUSIC_Proposers%20Day_Jan30.pdf

4

GF FotonixTM: SiPh Architectures






GF Fotonix[™]

The "Ecosystem"


Silicon Photonics "Ecosystem"




ec-o-sys-tem /'ēkō sistəm/

any complicated system consisting of many different people, processes, activities, etc., especially relating to technology, and the way that they affect each other

GF Fotonix[™]: EDA Ecosystem



GF Fotonix[™] passive library




Reference


- Routing, coupling, polarization handling, wavelength filtering, etc.
- K. Giewont, et al., IEEE JSTQE, 25(5) 1-11 (2019). M. Rakowski, et al., OFC, T3H.3 (2020). Y. Bian, et al., OSA FiO, FW5D.2 (2020).
- GlobalFoundries © 2022 All Rights Reserved

Si and SiN-based components


EDA & Packaging

cādence






GF Fotonix[™]: Advanced Packaging



Silicon Photonics packaging requires integration of novel photonic elements

A Challenge: PIC to System Architecture



Power Consumption

- Electrical Signal Integrity, Error Correction...
- Thermal Heat Sink, Liquid Cooling...
- Space Fiber turning radius...

Reach

Cost

PIC Packaging

Photonic Integrated Circuit

Mixed pitch bumping/µBumps

- Cu Pads or Cu2Cu
 - Fiber Attach fixed or detachable

Thru-silicon vias

Redistribution Layers

Interposer, Organic Laminate, Board



Requires early understanding of system requirements to drive choices of PIC technology and corresponding packaging solutions.

Customers will have distinct solutions due to packaging IP

Bottoms Up Approach

TOPS


DOWN

Requires non scalable development investments in packaging solutions both for the foundry and OSATs

Bottoms

G

Hierarchical View of Photonic "IP"




Component IP: Unlike the micro-electronics side, photonic companies continue to innovate on the "device" or "component" side. These devices are expected to be compatible with the foundry process / integration **Delivered through PDK**

Circuit level IP: Includes the aggregation of photonic and electronic components. **Examples:**


- Photonic Circuit: dWDM filter
- Electronic Circuit: TIA, Drivers, DAC/ADC
- EO Circuits: dWDM filter with heater controls Delivered through IP Eco-system or through design services

Chiplet IP: Example: 800G CPO meeting DR8 specs on optical side with direct drive or PCIe compliance on electrical side Delivered from Fabless Design Houses

In summary



GF Fotonix[™] is a high differentiated, feature rich silicon photonics platform with the flexibility to support CWDM & dWDM solutions



Silicon Photonics requires a vibrant ecosystem to reach its full potential. The ecosystem includes EDA, IP, OSAT, Test and supplier engagement